Abstract-This paper presents a simple resistance-to-time converter. It consists of two voltage comparators, a ramp voltage generator, two logic gates and impulse voltage calibrators. A square-wave generator circuit is suggested in this paper. The design is simple and independent of the OPAMP offset issues. The resulting square-wave is rectified to get its DC equivalent and to a triangular output; the two outputs are applied to a comparator for generating a digital output with duty cycle proportional to a change in resistance upon which is dependent the DC.
INTRODUCTION
An impulse voltage generator produces very short highvoltage or high-current surges. This type of devices can be found into two types: impulse voltage generators and impulse current generators. High impulse voltages are used to test the strength of electric power equipment against lightning and switching surges. In addition, the microprocessors in measurement systems require transducers with digital outputs. This is true of a low cost and high accuracy pressure and acceleration measuring system using resistive bridge sensors. A simplest approach of converting the bridge resistance deviation into a digital form is to convert the unknown resistance to frequency or time interval.
Resistance-to-frequency conversion is mainly based on a relaxation oscillator [1, 2] , which consists of a resistive bridge followed by an analog voltage differentiator (i.e., differential amplifier or differential integrator). On the other hand, resistance-to-time conversion is based on pulse-width modulators [3] or current-tunable Schmitt triggers [4] . The former consists of a resistive bridge followed by pulse-width modulators and a digital time differentiator, while the latter by voltage-to-current converters, current-tunable Schmitt triggers, and a digital time differentiator. This paper describes a new resistance-to-time converter, which is believed to be most simple in its configuration and operation. It requires two voltage comparators, a ramp voltage generator, and a digital time differentiator. The simplicity of the converter makes it suitable for implementing in 'smart sensor', which gives a digital output directly connectable to a microprocessor The comparator 1 and the upper half bridge form Schmitt trigger whose threshold voltage is given by [ 
Similarly, the comparator 2 and the lower half bridge form Schmitt trigger whose threshold voltage is given by [ 
Where R represents the change in resistance of the sensors and L1+ is the output saturation voltage of the comparator 1, L2+ is the output saturation voltage of the comparator 2. Note that VTH1 and VTH2 are proportional to the resistance change 1 − R/R and 1+ R/R, respectively.
III. EXPERIMENTAL AND RESULTS
In this work, to see how the R-to-T converter operates, one may refer to Fig. 2 , which shows the signal waveforms at the various nodes of the converter, and assumes that both Schmitt triggers are at their positive saturation levels (L1+, L2+) and the bridge is unbalanced. Prior to the start of the conversion cycle, the FET (ON1) is switched ON, thus discharging the timing capacitor C of the ramp integrator and setting the input voltages of the Schmitt triggers VINT to 0 V. The conversion started when the FET(ON1) is switched OFF Since the reference current IR flows through the capacitor, VINT rises linearly with a slope of IR/C. When VINT reaches the high threshold voltage of the upper Schmitt trigger VTH1, the output of the upper Schmitt trigger VSMT1 falls to zero and the output of the XOR gate VOUT becomes high. Denoting t1 the time duration for which VSMT1 keeps L1+, we can write [6] 
The conversion process continues until VINT reaches the high threshold voltage of the lower Schmitt trigger VTH2. At this instant, the output of the lower Schmitt trigger VSMT2 falls to zero, thereby VOUT becomes low and the output of the NOR gate VSW becomes high. The ramp integrator is switched OFF and clamped the voltage VINT to ground. This in turn triggers the Schmitt triggers, causing their outputs rise to L1+ and L2+, respectively, and VSW go to low. The ramp integrator is switched ON after the fixed duration T0 of the impulse calibrator and a new conversion process is started. Denoting t2 the time duration for which VSMT2 keeps L2+, we can write, [6] 
The time interval of VOUT pulse is given by [8],
If the comparators are identical, then L1+ = L2+ = L+ and t is simplified to Fig. 3 . Voltage waveform at various nodes of the converter. Equation (6) indicates that the converter offers an equivalent output pulse whose time interval is proportional to the resistance change. If L1+ is not equal to L2+, the output can be expressed as follow: [6] ( ) ( )
Examination of this result indicates that there is an offset error produced by differences of comparators. The R is the change in the resistance of the resistive bridge sensors. Whenever changing the values of R affects the calibrators
IV. CONCLUSION
This circuit converts a resistance change in the bridge into its equivalent time interval change. It is proven that the design principle and the circuit configuration are simple. Besides these, the converter features good linearity in its conversion characteristics and high accuracy in the low-power supply voltages. These properties make the converter suit for implementing the smart sensors using the resistive bridge sensors. Referring to (6), the time interval ( t) depends merely to the capacitance, resistance and current of the voltage generator, besides the saturation voltage of the comparator. By the advancement in the semiconductor technology, it is easy to find the identical comparators. The identical comparators ensuring high accuracy and validate (6) .
Further the integrator can be replaced by the microprocessor. The microprocessor replaces the task to switch ON and OFF the voltage generator. Reduces the components count and possibly improves the accuracy of the resistance-totime converter.
ACKNOWLEDGMENT
The technical support by colleagues and staff of the IIUM are gratefully acknowledged. We also would like to thank the anonymous referees for valuable comments and suggestions. The financial support for this presentation and registration is acknowledged through IIUM RMC RIGS No. 16-340-0504.
